LCD frame control2 register
| LCD_VSYNC_WIDTH | It is the position of spi_vsync active pulse in a line. Can be configured in CONF state. |
| VSYNC_IDLE_POL | It is the idle value of spi_vsync. Can be configured in CONF state. |
| LCD_HSYNC_WIDTH | It is the position of spi_hsync active pulse in a line. Can be configured in CONF state. |
| HSYNC_IDLE_POL | It is the idle value of spi_hsync. Can be configured in CONF state. |
| LCD_HSYNC_POSITION | It is the position of spi_hsync active pulse in a line. Can be configured in CONF state. |